Symbiotic EDA Suite is a comprehensive collection of formal verification and FPGA design tools tailored for digital circuit designers. It enhances productivity and ensures the reliability of hardware designs by integrating advanced formal verification methodologies throughout the design process. The suite supports a wide range of hardware description languages (HDLs, including Verilog, SystemVerilog, and VHDL, making it adaptable to various design requirements. By facilitating early detection of design flaws and providing insightful analysis, Symbiotic EDA Suite empowers engineers to deliver high-quality, bug-free chips and FPGA solutions efficiently.
Key Features and Functionality:
- Yosys - Symbiotic EDA Edition: A robust RTL synthesis framework offering over 150 commands for processing and analyzing HDL designs. It supports Verilog (1995, 2000, 2005, SystemVerilog (2005, 2009, 2012, and VHDL (1987, 1993, 2000, 2008 standards.
- SymbiYosys - Symbiotic EDA Edition: Extends Yosys's capabilities to formal verification, enabling unbounded and bounded verification of safety properties, liveness properties, and reachability checks. It integrates with leading SMT solvers like Yices, Boolector, and Z3.
- MCY - Mutation Cover with Yosys: Provides a framework for formal-enhanced mutation coverage, ensuring thorough verification of test benches without false positives or negatives.
- Verification IP: Includes a library of formal verification IPs, supporting bus interfaces such as AXI, AXI-Lite, and Wishbone.
- License Options: Offers various licensing models, including Cloud Edition (Symbiotic-CE, Online Edition (Symbiotic-OE, Workgroup Edition (Symbiotic-WE, and Enterprise Edition (Symbiotic-EE, catering to different organizational needs.
Primary Value and Problem Solved:
Symbiotic EDA Suite addresses the critical need for reliable and efficient hardware design verification. By integrating formal verification tools early in the design process, it allows engineers to identify and rectify potential issues promptly, reducing development time and costs. The suite's support for multiple HDLs and its extensible nature make it suitable for a wide range of applications, from academic research to industrial product development. Ultimately, it empowers designers to produce high-quality, dependable digital circuits and FPGA solutions.